Introduction
Organic thin-film transistors (OTFTs) are being widely studied because of their potential applications in organic electronics [1, 2] , and much progress have been made since the last decade ， and the charge-carrier mobility have reached above 10cm 2 /Vs [3] . However, high mobility of the device is not the only requirement for the commercial use of OFETs. Also the stability of the devices under operation in ambient condition should be considered [4] . Among which, gate bias stress induced shift of the threshold voltage (V T ) has been one of the most attractive research topics since 2003 [5] . Previously, this effect is attributed to slow trapping in the dielectric and/or surface states at the semiconductor/dielectric interface [6] [7] [8] . On the other hand, we have demonstrated that the grain size or the amount of grain boundaries in the first layer molecular is crucial for the performance of OTFTs, especially for the carrier mobility [9] [10] .
In this research, pentacene thin film transistors have been fabricated with various depositing rates and thus realized the different grain sizes at the first layer of the films. It is found that the bias stress induced shift of the threshold voltage does relate with the first layer grain sizes and this relationship could be explained by a 2D grain boundary model.
Experiment
Heavily n-doped silicon wafers with thermally grown oxide layer of 300 nm serves as the substrates (gate electrode). Before pentacene deposition a buffer layer of polystyrene (PS) was spin-coated onto the substrates to modify the dielectrics. 40nm pentacene (Aldrich Co.) films were deposited through thermal evaporation (Auto-306 BOC-Edwards Co.) under a vacuum pressure of 5×10 −5 Pa with deposition rates of R=0.798, 1.55, 5.00, 7.56 nm/min .Then 30nm Au films deposited onto the pentacene form the source and drain electrode with a channel length L=50 μm and width W=2000 μm. To investigate the grain sizes at the first layer of the pentacene films, 1nm pentacene film (about 2/3 monolayer) were deposited with the four different growth rates mentioned above.
The electrical characteristics and bias stress effect measurement of the transistors were carried out with a Keithley 4200 semiconductor analyzer. The stress conditions were V G =−30 V and V D =0 V for 1200s.
The surface morphologies of the 1nm pentacene films were characterized by a Nanoscope III (Vecco Co.) atomic force microscopy (AFM) with a tapping mode. As shown in Fig. 1 , the 1nm pentacene films deposited with four different growth rates exhibit different grain sizes, and accordingly, the V T shift induced by bias stress are different for the corresponding four OTFTs. The grain sizes at the first monolayer were extracted from the initial nucleation densities shown in Fig. 1 by assuming that the further growth of extra pentacene molecules would heal the gaps among the existed grains before one complete monolayer formed. Figure 2 shows that the V T shift induced by gate bias stress of transistors increases with the decreasing grain sizes at the first layer. The properties of the transistors with four different pentacene growth rates are summarized in Table I In order to clarify the correlation between V T shift and grain sizes at the first layer, some simulation based on the grain boundary model were carried out. This model simply assumes that the organic films consist of grains of average length L G and connected with grain boundaries of average length L GB . Figure 3 shows the comparison of experiment (square) and simulated V T shift versus grain size of the first monolayer for the pentacene thin-film transistors. 
Results and discussion
Where ΔV th0 is the V T shift induced by other factors rather than the traps in grain boundaries. L G and L GB are the length of grains and grain boundaries, respectively. C i is the capacitance of the dielectric layer per unit area and n is the trap concentration at the grain boundaries per unit area. Figure 3 shows the fitting result, which fits well with the experiment data and yields reasonable values of L GB =2.99nm， n=2.84×10 12 cm -2 . Fig. 3 Comparison of experiment (square) and simulated V T shift vs grain size of the first monolayer for the pentacene TFTs.
Conclusions
We have performed both the experimental and theoretical researches of the relationship between the gate bias stress induced shift of the threshold voltage and the first layer grain sizes. It is found that the grain boundary model is valid in the grain size dependent V T shift induced by the gate bias stress.
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